Regviz

Espressif Systems /ESP32-P4 /PPA /SR_MEM_PD

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as SR_MEM_PD

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Espressif Systems/ESP32-P4/PPA/SR_MEM_PD#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (SR_MEM_CLK_ENA)SR_MEM_CLK_ENA 0 (SR_MEM_FORCE_PD)SR_MEM_FORCE_PD 0 (SR_MEM_FORCE_PU)SR_MEM_FORCE_PU

Description

SR memory power done register

Fields

SR_MEM_CLK_ENA

Set this bit to force clock enable of scaling and rotating engine’s data memory.
SR_MEM_FORCE_PD

Set this bit to force power down scaling and rotating engine’s data memory.
SR_MEM_FORCE_PU

Set this bit to force power up scaling and rotating engine’s data memory.

Links

()

Register License

Copyright 2024 Espressif Systems (Shanghai) PTE LTD

Licensed under the Apache License, Version 2.0 (the “License”); you may not use this file except in compliance with the License. You may obtain a copy of the License at

http://www.apache.org/licenses/LICENSE-2.0

Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an “AS IS” BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License.

 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data